Abstract. The design challenges of voltage reference generators in CMOS technology have increased over the years in low-voltage low-power CMOS integrated circuits, constituting analog, digital, and mixed-signal modules. The emergence of hand-held power autonomous devices pushes the power consumption limit to nW regime. Along with these confrontations, limited full-scale range of data converters at low supply levels demands accurate reference voltage generators. This paper reviews the allied design challenges and discusses the evolved methodologies to tackle them. This paper also prominently surveys the sub-1 V voltage reference topologies presented in the literature along with classic bandgap based voltage reference topologies. Non-bandgap (only CMOS) based reference architectures are proven to be area-and power-e cient, but always have to be accompanied with auxiliary on/o chip trimming mechanism for high accuracy. We also provide insightful analysis of the voltage reference topologies required by the designers.
Introduction
An accurate voltage reference is an important block in most of the Integrated Circuits (ICs). It establishes a reference voltage point for the rest of the circuit blocks in a complete system to achieve reliable and predictable performances. It can be used with a regulator to build a power-supply, in an operational ampli er to set up bias voltages, and/or in data converters to establish a standard voltage for comparison. The accuracy of the reference voltage often decides on the overall performance of a system.
Operating principle of the circuit adds a voltage that decreases linearly with temperature to one that increases linearly with temperature to produce a reference voltage that is constant with respect to temperature in the rst order. The base-emitter or scaled versions of 1.23 V. That means, non-bandgap voltage references mainly have only MOSFETs and/or resistors. The paper is basically divided into three parts. In the rst part, we have discussed the classic reference generator topologies. These topologies are generally bandgap based. The second part of the paper deals with the reference topologies broadly proposed after 1997. Researchers started working on sub-1 V bandgap voltage as technology started shrinking and resulted in drastic fall of operating supply voltage. Finally, the third part of the paper discusses the curvature correction techniques that improve the accuracy.
De nition of performance indices
There are several di erent performance indices used to specify and compare voltage references. They are listed below:
1. Temperature Coe cient (TC); 2. Minimum operable supply voltage; 3. Power consumption; 4. Noise; 5. Line Sensitivity (LS); 6. Power Supply Noise Attenuation (PSNA); 7. Area consumption.
Some of these parameters like area, power consumption, and minimum supply voltage are quiet straight-forward, while others require explanations. Many of the indices are vulnerable to the characteristics and variations of the fabrication process.
Actually, the TC of a voltage reference has been presented in many ways. However, researchers commonly use the e ective Temperature Coe cient (TC). It is given in Eq. (1) . It measures the maximum variation of the voltage reference across a speci c temperature range T and normalizes this value against the nominal V REF at room temperature. Its unit is ppm/ C.
Another important performance index is the ability of the voltage reference to reject supply variations. This measurement at DC is called Line Sensitivity (LS) or Line Regulation (LR), given by Eq. (2), and measured in mV/V. Its frequency behavior is given by Eq. (3), called Power Supply Noise Attenuation or PSNA [1] , and measured in dB. The PSNA response is primarily evaluated at two frequencies, i.e. 100 Hz and 1 MHz (as low-frequency and high-frequency responses). 
As with every electronic circuit, the intrinsic device noise is one of the limiting accuracy factors. For recent voltage references, its power spectral density is usually speci ed at 100 Hz (low frequency) for comparison purposes, while the total RMS noise depends on the chosen bandwidth. Noise parameters are not discussed here, as all the mentioned papers did not mentioned it speci cally. Above discussed are the main performance indices used to specify and compare voltage references. We will use them extensively in the review of recent circuits. Besides the obvious design considerations, there are other design considerations in a voltage reference circuit that are important and that, at the same time, also a ect the above performance parameters. Among these are circuit size and power dissipation. These two are becoming more important parameters as hand-held devices are becoming popular. We have extensively considered these parameters for our study.
Classic voltage references
One of the rst bandgap voltage reference circuits was presented by Robert Widlar of the National Semiconductor in 1971. It is well-known as the Widlar's bandgap voltage reference circuit [2] . The Widlar bandgap voltage reference circuit was implemented with the conventional bipolar technology, of which the complete circuit is shown in Figure 1 Figure 1 . The transistors Q 1 and Q 2 are operated at di erent current densities to produce temperature-proportional voltages across R 3 and R 2 .
A third transistor Q 3 is used to sense the output voltage through R 2 . As a result, Q 3 drives the output to a voltage which is the sum of V BE of Q 3 and the temperature-dependent voltage across R 2 . When the output voltage is set to approximate the bandgap voltage of silicon, the voltage across R 2 will compensate the temperature coe cient of V BE , and the output voltage will be temperature-invariant. Furthermore, the thermal voltage (V T ) extracted from the V BE of two BJTs with di erent emitter areas and, hence, di erent current densities will form the PTAT voltage, while the base-emitter voltage (V BE ) of the BJT will form the CTAT voltage. The circuit is simple, but not easy to implement in modern CMOS process or to control the output, because the BJTs implemented in the CMOS process are sensitive to process variation.
In this circuit, Q 1 is operated at a relatively high current density. The current density of Q 2 is about 10 times lower and the emitter-base voltage di erence V BE between the two devices appears across R 3 , de ning the emitter current and the collector current if the transistor gain is high. Q 3 then works as a current gain stage, also providing the V BE voltage necessary to form the output. A simpli ed analysis of the circuit follows.
The collector current IC of a BJT is written as:
where I 0 is a process-dependent constant, V BE is the base-emitter voltage, is the emission coe cient, and V T is the thermal voltage. If two transistors are operated with di erent collector current densities, J i , then the di erence of their base-emitter voltages is given by Eq. (5).
In Figure 1 , one can see that the output of the bandgap reference (BGR) proposed by Widlar is given by the sum of the base-emitter voltage of Q 3 and the multiplied PTAT term on R 2 , as shown by Eq. (6):
For the time being, we consider that V BE can be expressed by the linear expression V BE = V BG CT , where V BG is the silicon bandgap voltage at 0 K, C is a constant, and T is the absolute temperature. Other higher-order temperature e ects will be studied extensively in Section 7. Therefore, R 1 and R 2 can be scaled together with the current density di erence of Q 1 and Q 2 to achieve dV REF =dT = 0. 
where I S1 and I S2 represent the saturation currents of D 1 and D 2 . The rst term in Eq. (7) is Complementary To Absolute Temperature (CTAT) and the second term is V T -based, i.e. Proportional To Absolute Temperature (PTAT). The sum of both is trimmed with scaling factor (selecting proper resistor values) to achieve temperature-insensitive reference voltage.
Brokaw's voltage reference: 1974
The important fact is that the Widlar's circuit neglects the e ect of base current owing in R 1 and R 2 .
The variability in this current due to processing and temperature e ects on beta (feed-forward current gain) gives rise to an output voltage error and drift. This e ect is particularly severe when the current in D 1 is made much smaller than currents in D 1 and D 2 to produce the required current density di erence. To resolve this issue, Paul Brokaw introduced the wellknown BGR circuit, shown in Figure 3 [4] . The Brokaw bandgap voltage reference circuit is simple and the compensation performance can be easily adjusted by post-processing, such as trimming resistors R 1 and R 2 , thus overcoming the process variation problem. On the contrary, trimming resistors R 1 and R 2 in the Widlar bandgap voltage reference circuit alter the currents owing through the BJTs and, hence, the performance of the voltage reference circuit. As a result, adjusting performance of the Widlar bandgap voltage reference circuit by trimming is not easy to implement. Nevertheless, a Brokaw bandgap voltage reference circuit that applies an opamp has the advantage of a large output driving power, which makes it suitable to be applied in circuits with heavy loads, while the Widlar bandgap voltage reference circuit requires an extra bu er stage to provide the driving power for large loads.
In this circuit, the operational ampli er makes IC 1 = IC 2 through resistances R, and the V BE that appears across R 2 is then multiplied by 2R 1 , since both emitter currents of Q 1 and Q 2 ow into this resistor. The reference output is the sum of V BE , Q 1 , and V R 1 . The author also introduces some compensation schemes for the base currents of Q 1 -Q 2 through the use of auxiliary base resistances, not shown in Figure 3 
Sub-1 V voltage references
The IC fabrication trend shows reduction in channel length, which leads to overall decrement in the geometry size of transistor. Reduction in the geometry size leads to increase in circuit capacity and speed. As transistor size decreases, the circuit functionality of a given area of substrate increases. Smaller device size also yields lower parasitic capacitance, which increases speed and decreases power consumption. Simultaneously, operating supply voltage must also be scaled down due to the increased electric eld and reduced breakdown voltage caused by the higher doping prole required by small device. Decreased operating voltage facilitates low power consumption, which is increasingly important as circuit complexity increases. However, the voltage reference circuit becomes more di cult to design with the lower supply voltage.
The across the resistor R 1 in the PTAT current generation loop. Operation under low supply voltage operation condition is achieved by connecting the resistor R 3 across the bandgap reference, and the resulting output voltage becomes a fraction of the bandgap voltage, which is given by: 
Banba's voltage reference: 1999
Similar to Neuteboom et al. [5] , Banba et al. [6] have also proposed a technique to overcome these limitations to implement sub-1 V bandgap voltage reference circuits in CMOS technology. They have used resistive sub-division technique to reduce the minimum required supply voltage. The operation of the sub-1 V opamp based bandgap voltage reference circuit with resistive division is similar to that of the conventional opamp based bandgap voltage reference circuit, where an opamp will form an inverted feedback loop to force the two input nodes of the opamp to have the same voltages. Consider the case of R 2 = R 3 , such that I 1 = I 2 ; N is the emitter area ratio between Q 1 and Q 2 .
The current I 2 is mirrored to form I 3 and, therefore, the output voltage of the bandgap voltage reference circuit is given by:
It can be observed that the performance of this voltage reference circuit should be comparable to that of the conventional bandgap voltage reference circuit, at least in theory. At the same time, we should also notice that V REF can be scaled by the resistor ratio R 4 =R 3 , thus, achieving an arbitrary V REF .
As observed from Figure 5 , the minimum operating supply voltage of such a circuit is found to be 1.4 V, which is almost the same as that of the conventional bandgap voltage reference circuit. This is due to the limitation of the input common mode of the opamp. This limitation makes the sub-1 V bandgap voltage reference circuit with resistive division not applicable for low supply voltage applications. Moreover, susceptibility of the bandgap voltage reference circuit to noise increases because of the low output impedance of the bandgap voltage reference circuit, which is basically the output impedance of M 3 . Finally, the transistor, M 3 , has to be biased in saturation mode to form a proper current mirror; thus, the resistor value of R 4 will be con ned to a certain region of values. The last, but not least, important fact is that the load regulation of the circuit is very low because of the low output impedance of the voltage reference circuit, which equals the output impedance of the current mirror.
Nevertheless, the resistive division technique does demonstrate that there are circuit topologies that can alleviate the common-mode input voltage constraint of the opamp in the reference circuit and, hence, inspire a lot of sub-1 V bandgap voltage reference circuit designs. Banba's architecture is the most common among industries as well as academic researchers. The following sections present modi cations to this sub-1 V bandgap voltage reference circuit by resistive division, where the input voltage constraint to the opamp is lowered and, thus, overcomes the common-mode input voltage range problem to achieve sub-1 V opamp based bandgap voltage reference circuits. reference core circuitry proposed by Banba et al. [6] is modi ed by Leung and Mok [7] . The main di erences are that an ampli er with a PMOS input stage is used and the inputs of the ampli er are connected to nodes N 1 and N 2 instead of N 3 and N 4 . If a P-channel di erential input stage opamp is used, the supply voltage is limited by the common-mode input voltage of the opamp. As a result, the input voltage to the opamp has to be low enough to make sure the P-channel input MOSFET pair are operating in the saturation region. Modi ed bandgap voltage reference circuit is shown in Figure 6 to lower the input voltages of the opamp by applying resistive voltage divider [7] . Assume R 1A = R 2A and R 1B = R 2B . When the opamp has large gain, the inverted feedback loop of the ampli er will ensure V A = V B . As a result, reference voltage yields:
The minimum operating supply voltage of this voltage reference circuit is given by Eq. (11) with V BE being replaced by the resistive sub-divided V BE as:
V BE 1 + jV th p j + 2jV DS sat j: (11) As a result, the minimum operating supply voltage of the voltage reference circuit is being lowered by a factor of R 2B =R 2 acting on V BE;1 . We can almost conclude that the circuit has alleviated all the sub-1 V voltage reference circuit design problems.
Independent biased resistive divided V BE : Ker's voltage reference: 2002
This circuit has a similar beta-multiplier circuit structure as the conventional opamp based bandgap voltage reference circuit where the current mirror transistors are directly connected to the temperature-sensitive BJTs [8] . As a result, when the temperature varies from 20 C to 100 C, the V BE voltage of BJT varies from 812.55 mV to 646 mV, while the bandgap voltage reference circuit output stays almost the same. As a result, the drain to source voltages of M 1 , M 2 , and M 3 will not be the same and the transistors in the current mirror will su er from the channellength modulation e ect. Hence, the above di erence in source to drain voltages will cause the output current di erences in the current mirror formed by M 1 , M 2 , and M 3 . However, such mirror output current mismatch problems exist in all source-to-drain voltage conditions when V DD is high. On the contrary, when V DD is low and close to 1 V, M will be working close to the linear region. As a result, the I DS current mismatch problem of the current mirror will be severe. Although the current mirror mismatch problem can be corrected by using a cascode current mirror, the extra layer of transistors in the cascode current mirror will increase the minimum operating supply voltage. Therefore, cascode current mirror is not applicable to correct the current mirror mismatch problem of the sub-1 V voltage reference circuit. Ker et al. [8] presented a modi cation to alleviate the current mirror mismatch problem by independently biasing the BJTs, instead of directly connecting the MOSFETs of the current mirror in the beta-multiplier circuit to the BJTs.
To alleviate the channel-length modulation e ect that a ects the performance of the current mirror, and hence the performance of the overall voltage reference circuit, Figure 7 shows a modi ed schematic, where the two BJTs are biased independently with two independent current sources instead of the opamp driven current sources. The independent biased resistive divided V BE opamp based beta-multiplier bandgap sub-1 V voltage reference circuit was rst proposed by Ker et al. [8] . Similar to the Banba's voltage reference circuit, resistive sub-division is applied to reduce the input voltage to the opamp. When implementing the circuit, any current source that can operate with sub-1 V V DD can be applied. Note that although the current generated by the Widlar current source is PTAT, applying it to the sub-1 V opamp based beta-multiplier bandgap voltage reference circuit by resistive sub-division with independent biased V BE will not a ect the performance of the system as long as I 1 = I 2 , and the two current sources have the same thermal property. The reference voltage is:
Nevertheless, all resistive division voltage reference circuits require resistors with large resistance to scale down the reference voltage. The use of resistors with large resistance causes the resistive division voltage reference circuit to su er from the problems of large silicon area. Use of dummy resistors for avoiding process variations results in additional area consumption. Area related problem is aggravated due to implementing resistor-matching techniques used of resistors, such as inter-digitization; which is area consuming. The production cost of this kind of bandgap voltage reference circuit is high, which prohibits their implementation in many existing applications.
Annema's voltage reference: 2012
Most of the sub-1 V bandgap voltage reference designs are based on the structure introduced by Banba et al. [6] . For low-power operation, high-ohmic resistors (occupying a large area) must be used in all these techniques, leading to an immediate trade-o between power consumption and chip-area, as we have discussed in the previous subsection. However, this trade-o prevents the local generation of reference voltages where they are required: either the power penalty or the area penalty would be too signi cant. Alternative topologies that do not require high-ohmic resistors typically are non-bandgap based reference circuits, relying on threshold voltages, and hence require trimming to achieve low spread.
This paper presents a sub-1 V bandgap voltage reference that circumvents the power-area trade-o of conventional sub-1 V bandgap voltage reference, aiming at local reference voltage generation wherever a reference voltage is needed in a die [9] . To break the power-area trade-o , no resistive averaging or subdivision can be used to get sub-1 V operation, while a drive to minimum area results in avoiding any topology using opamps, high ohmic resistors, or multiple diodes. The topology of the bandgap voltage reference by Annema et al. [9] is shown in Figure 8 As in the study of Filanosky et al. [10] , if MOSFET is biased at a speci c gate-source voltage and drain current (i.e. bias point), the bias point does not change irrespective of change in temperature. It is called a ZTC point. Figure 9 shows the ZTC point. ZTC point arises due to the e ect of mutual compensation of mobility and threshold voltage. This technique is implemented by Naja zadeh along with Filanosky in 2004 [11] . The presented voltage reference circuit is shown in Figure 10 .
Low-voltage standard PTAT current generator is [12] . The proposed CMOS voltage reference is shown in Figure 11 Assume the current owing through R 1 and R 2 is negligible; the bias current to M P and M N is M times I B . The reference voltage is given by:
A key factor in designing reference is keeping both M P and M N in deep saturation region. Therefore, the gatesource voltage is governed by the fundamental equation of MOS transistors in saturation region. The minimum supply voltage should be considered at the minimum operable temperature as threshold voltages are at maximum. The minimum supply voltage V DD min is given by:
V GS n + jV DS 5;sat j: (16) The minimum supply voltage is 1. 
Iannaccone's series of voltage references
Iannaccone has signi cantly contributed to reference circuits. He has proposed few important topologies, which span almost over a decade, i.e. from 2005 to 2014. We have tried to study his work in this section.
Reference voltage: CICC-2005
In CICC'2005, Iannaccone and Vita presented a voltage reference, which could be implemented in any standard CMOS technology, based on the weighted gate-source voltage di erence between two NMOS transistors [13] . Such solution leads to a perfect cancellation of the effect of the temperature dependence of carrier mobility, which was a drawback in Leung and Mok's topology.
The presented voltage reference generator is shown in Figure 12 . It has a supply-independent current generator, I 0 ; such current is then ampli ed and injected into an active load to generate the reference voltage. A temperature-invariant voltage reference is obtained by compensating the temperature dependence of the generated current with the temperature dependence of the NMOS threshold voltage. The nal reference voltage is:
The minimum supply voltage limitation is imposed by the V DD independent current generator circuit. The minimum allowable supply voltage is:
V DD min = jV GS 6 j + V DS 2;min + V GS 4 :
The supply voltage must be larger then 1.5 V for the used AMS 0.35 m CMOS process. Unfortunately, in this design, the temperature coe cient degrades due to non-ideal e ects, i.e. channel length modulation and body e ect. An experimental temperature coe cient of 25 ppm/ C is achieved.
Reference voltage: VLSI Symposium-2006
As the battery-operated systems have gained popularity after 2005, the reference circuit must consume low power and area with reasonable accuracy. The series of De Vita and Innaccone [13] of resistors. Therefore, De Vita et al. [14] have replaced the resistors with MOSFETs to break the power and area trade-o . The enhanced reference circuit is given in Figure 13 .
Similar to De Vita and Iannaccone [13] , the active load is used to generate the reference voltage in this study. It consists of two NMOS transistors, M 7 
where, k = CoxW=L and I 0 is supply independent current. This reference circuit consumes 0.12 W of power at the supply voltage of 1.5 V with the consumption of 0.015 mm 2 chip area. The improvements are 5 and 18 times with regards to power and area, compared to the topology of De Vita and Iannaccone [13] . Moreover, this design provides both a complete suppression of the temperature dependence of mobility and a compensation of non-ideal e ects, i.e. channel length modulation and body e ect. Hence, temperature insensitivity is also enhanced twice, i.e. 12 ppm/ C. Unfortunately, the minimum supply voltage is still quite high, that is, larger than 1.5 V, and thus it is not suitable for low-voltage applications.
Reference voltage: JSSC-2007
In their paper, De Vita and Iannaccone [15] presented a CMOS voltage reference with a minimum supply voltage smaller than 1 V, really enabling low-voltage operation, which still provides a very good temperature coe cient. Let us consider the active load of the proposed reference voltage generator, shown in Figure 14 .
Assuming that all transistors of the active load work in the saturation region, the output reference voltage would be given by: 
The minimum supply voltage is imposed by the current generator circuit. It is given as: [16] . They fabricated the circuit in the UMC 180 nm CMOS process. Importantly, the circuit works with all transistors in subthreshold region, thus allowing a drastic reduction of minimum supply voltage and power consumption. The proposed solution represents a signi cant advance in low-power, lowvoltage reference circuit design, which chooses a new milestone for extremely low power operation. The power consumed by the circuit is only 2.6 nW, which is about one order of magnitude lower than that of the best results found in the literature at the time, and the minimum supply voltage for correct operation falls to 0.45 V. However, across the process, the circuit is a little vulnerable; thus, external trimming is required to achieve the speci ed accuracy and DC voltage level.
Even after achieving power dissipation down to 2.6 nW, Iannaccone and his group were working aggressively on reduction of power dissipation. Iannaccone et al. [17] presented a voltage reference consisting of only two nMOS transistors with di erent threshold voltages. Measurements performed on 23 samples from a single batch show a mean reference voltage of 275.4 mV. The subthreshold conduction and the low number of transistors enable us to achieve a mean power consumption of only 40 pW. The minimum supply voltage is 0.45 V, which is considered with one of the ultra-low power reference topologies. The mean TC in the temperature range of 0 to 120 C is 105.4 ppm/ C. The occupied area is 0.018 mm 2 . The power supply rejection rate without any ltering capacitor is -48 dB at 20 Hz and -29.2 dB at 10 kHz.
Voltage reference circuits based on subthreshold MOSFETs
During 1995 to 2000, the demand for analog integrated circuits that had to operate under lower supply voltages and ultra-low power rapidly increased, especially in applications like portable equipment (e.g., watches, handheld gadgets, smart phones, etc.). Fortunately, for the analog engineer, the sub-threshold voltage characteristics of MOSFET devices mimic the characteristics of Bipolar devices. Therefore, subthreshold-based MOSFET was an potential replacement for BJTs. Therefore, the nanopower regime opened up a wide perspective for reference circuits using a subthreshold transistor. Even though these transistors are quite dependent on process, they have become famous due to their ultra-low power and low area consumption capabilities. We will see some reference circuits based on subthreshold biasing principle.
Ytterdal's voltage reference: 2003
As discussed in Section 4.6, Naja zadeh and Filanovsky [11] have designed MOSFET-based reference circuit to solve the problem of supply voltage reduction due to shrinking technology. Ytterdal [18] also solved a similar supply-related problem using MOS devices; however, he used subthreshold biased MOS transistors for replacing BJTs, where Naja zadeh used a concept of ZTC. Ytterdal basically used the technique presented by Banba. However, he replaced bipolar devices with subthreshold-based MOSFETs. As a consequence, Ytterdal was able to reduce the supply voltage well below 1 V. He also used low-threshold voltage NMOS transistors to reduce V DDmin . Moreover, he also reduced the threshold voltages of PMOS by bulkbiasing. The proposed topology is given in Figure 15 .
Due to these techniques, the reference voltage circuits operate at 0.6 V for 0.13 m digital CMOS Similar to Ytterdal, Giustolisi et al. [19] have also used identical principle to develop a reference circuit. They exploit the fact that the gate-source voltage decreases linearly with temperature, if it is biased with a constant drain current. As shown in a Figure 16 , the current I R 1 is the minimum supply voltage imposed by the current generator circuit. It is given as:
This current is then provided for the second subcircuits M 5 and M 6 and the output voltage is given by:
where K et al. is a less complicated low-voltage, low-power CMOS reference circuit using subthreshold biasing concept.
They have also compensated the channel-length modulation e ect to improve the performance. The mean reference voltage is 222 mV with line regulation of 2 mV/V (for V DD varies from 0.9 to 2.5 V). Peak-to-peak variation of 6 mV is reported for temperature from -20 C to 120 C. The chip area is less than 0.0238 mm 2 with minimum power consumption of 3.3 W.
High-order curvature correction
Precision bandgap references are signi cantly necessary for many applications ranging from solely analog, to mixed-mode and purely digital circuits, such as data converters, digital data RAMS, power converters, and memory controlling circuits. They are known for their high accuracy and temperature-independent behavior. The reference voltage is required to be stable over the supply voltage and temperature variations. It should also be implemented without any modi cation of the standard fabrication process.
A conventional bandgap reference circuit is rstorder temperature compensated. Basically, it is an appropriately scaled sum of negative TC voltage V BE and positive TC voltage V T , which is the thermal voltage. With regard to nonlinearity of the voltage V BE , TC of rst-order temperature compensated references is always limited between 20 and 100 ppm/ C. Therefore, to overcome this limitation, many highorder temperature compensation approaches have been presented. Compensation of the high-order temperature dependent terms of the reference voltage (nonlinear terms) is therefore referred to as curvature correction or curvature compensation. The primary curvature correction techniques used in practice are, for example, the quadratic temperature compensation proposed by Song and Gray [21] , the exponential temperature compensation developed by Lee et al. [22] , the piecewise linear curvature correction presented by Rincon-Mora and Allen [23] , and the temperature dependent resistor ratio with a high resistive poly resistor and a di usion resistor proposed by Leung et al. [24] . The accuracy of bandgap references has been enhanced with these techniques; however, they also increase the requirements of precise matching of the current mirror. Some of the popular curvature correction techniques will be discussed in the next subsections.
Song's voltage reference: 1983
The nonlinear relationship between V BE (T ) and temperature is expressed as:
where V BG is the bandgap voltage of Si as a function of temperature, T r is the reference temperature, is a temperature constant dependent on technology, and m is the order of the temperature dependence of the collector current. The third term of Eq. (24) As discussed by Gunawan et al. [25] , a current source with second-order temperature dependency can be conveniently obtained by the BJT in the same way as that in the output stage of the opamp based betamultiplier bandgap voltage reference circuit. (The second-order temperature dependent nature of the BJT V BE voltage is one of the major reasons for the need to implement second-order temperature compensation to obtain a low TC reference voltage over a wide temperature range.) The presented circuit is shown in Figure 18 . When this BJT current source is appropriately connected to the voltage reference circuit, it forms a current sink and, hence, functions as secondorder current subtraction circuit to achieve secondorder curvature correction. Consider the schematic of Banba's opamp based bandgap voltage reference circuit with the BJT current subtraction. This topology is an extension of Banba's concept. The resistors in the circuit satisfy R 3 = R 8 , R 4 = R 7 , and R 5 = R 6 . The emitter areas of Q 1 , Q 2 , Q 3 , and Q 4 are in the ratio of 1 : N : 1 : 1. Note that the negative feedback con gured opamp will bias the input voltages to be the same; therefore, we write:
Therefore, with R 5 = R 6 , the currents that ow through R 5 and R 6 will be the same and equal to I 2 . Assume the opamp is ideal; no current will be owing in/out of V + and V . As a result, the currents that ow through R 4 and R 7 will be the same; hence:
and:
The KCL at node C implies I = I 1 + I 2 + I 3 , and the current mirror pair formed by M 2 and M 3 copies the current to the output branch. By selecting S 2 = S 3 , we shall obtain:
where:
Furthermore, it is clear that when T = T nom , the voltage reference obtained by Eq. (29) will have the same form as that of the conventional bandgap voltage reference circuit at T nom (as studied in the previous sections).
At other temperatures, the high-order temperature dependent term K 3 ln(T=T nom )V T will compensate the second-order temperature dependent term of V BE;1 . This is achieved by appropriate selection of the resistor R 3 to drive Q 3 .
Piecewise curvature correction -by
Rincon-Mora and Phillip E. Allen: 1998
Around the year 1998 and onwards, the demand for low voltage references appeared, especially in mobile battery-operated products such as cellular phones, pagers, camera recorders, and laptops. Consequently, low-voltage and low-quiescent current ows are intrinsic and required characteristics for increased battery e ciency. Along with that, nancial considerations also require these circuits to be realized in relatively simple processes, such as standard CMOS. Owing to this requirements, Rincon-Mora and Phillip E. Allen have designed and fabricated a low-voltage, micropower, curvature-corrected bandgap circuit in a relatively inexpensive process, MOSIS CMOS 2 m N-well technology with an added P-base layer [23] . The P-base layer is used to create NPN transistors. However, a vanilla CMOS version of the circuit can also be designed by using lateral PNP transistors. The circuit implements a novel current-mode piecewiselinear curvature-correction technique. Piecewise-linear curvature-correction is a novel concept implemented by Rincon-Mora and Phillip E. Allen. Afterwards, many researchers have used enhanced techniques based on this concept. Operation principle is given in Figure 19 (a) and (b).
The curvature correction is based on the addition of a nonlinear component to the output of a rst-order bandgap reference. This is used to o set the nonlinear behavior of V BE with respect to temperature. The nonlinear component, in this case, is realized by I NL in the current-mode topology of the circuit described in Figure 19 Finally, the reference voltage (V REF ) is temperature compensated to exhibit a behavior that is graphically described by Figure 19(c) and (d) . The lower temperature range is essentially a rst-order bandgap, since the nonlinear component (I NL ) is zero. At higher temperatures, the resulting behavior is similar to that of the lower temperatures, but the operation is not. The nonlinear behavior of I NL attempts to cancel non-linearity of I VBE . Therefore, addition of AI VBE , BI PTAT , and CI NL gives the curvature correction operation as shown in Figure 19 
A non-linear current I NL , which is the current owing through R 4 , is generated and given by: 
When the easy-control resistor ratio R 2 =R 4 = 1, the non-linear voltage in V BE;2 is canceled. A theoretical zero TC V REF can be obtained. However, it cannot always be achieved due to the non-ideal PTAT and temperature-independent currents from the temperature dependence of resistors. In addition, errors due to mismatch of current mirrors worsen the accuracy. In 2006, Ker and Chen [28] proposed a curvaturecompensation technique, which had two output reference currents. These currents were generated by two current-mode bandgap references (the similar architecture to that of Leung and Mok in 2002 [7] ). Both currents acted with concave and convex curves. Addition of these curves gave curvature compensated performance. The experimental results showed that the minimum operable supply voltage was 0.9 V and the output reference voltage was 536.7 mV with a temperature coe cient of 19.55 ppm/ C from 0 C to 100 C. In 2010, Guan et al. [29] presented an advanced version of Malcovati's design. They used current-mode curvature compensation technique. The circuit delivered an output voltage of 1.09 V and achieved the lowest reported temperature coe cient of 3.1 ppm/ C over a temperature range of -20 C to 100 C. However, power dissipation was 110 W. Nowadays, many researchers use derived versions of the abovementioned curvature correction technique with minor modi cations.
Conclusion
Bandgap/non-bandgap based voltage reference is an important building block in analog circuit design. Evolution of voltage reference circuits is explicitly provided in chronological order to build-up a better understanding of reference circuit. We have drafted an indepth survey of classic and recent reference topologies.
The design trend and current design methodologies of bandgap voltage reference have been discussed. This survey will give insight to designers while building voltage references.
